## AK1548

## 8GHz Low Noise Integer-N Frequency Synthesizer

## 1. Overview

The AK1548 is an Integer-N PLL (Phase Locked Loop) frequency synthesizer, covering a wide range of frequency from 1 GHz to 8 GHz . Consisting of a highly accurate charge pump, a reference divider, a programmable divider and a dual-modulus prescaler $(P / P+1)$, this product provides high performance, very low Phase Noise and small footprints.

An ideal PLL can be achieved by combining the AK1548 with the external loop filter and VCO (Voltage Controlled Oscillator). Access to the registers is controlled via a 3-wire serial interface. The operating supply voltage is from 2.7 V to 3.3 V , and the charge pump circuit and the serial interface can be driven by individual supply voltage.

## 2. Features

$\square$ Operating frequency :
$\square$ Programmable charge pump current
$\square$ Fast lock mode for improved lock time :
$\square$ Supply Voltage
$\square$ Separate Charge Pump Power Supply :

- Excellent Phase Noise :
- On-chip lock detection feature of PLL :
$\square$ Package :
$\square$ Operating temperature :

1 GHz to 8 GHz
$650 \mu \mathrm{~A}$ to $5200 \mu \mathrm{~A}$ typical with 8 steps
The current range can be controlled by an external resistor.
The programmable timer can switch two charge pump current setting.
2.7 to 3.3 V (PVDD, AVDD pins)

PVDD to 5.5 V (CPVDD pin)
$-226 \mathrm{dBc} / \mathrm{Hz}$
Selectable Phase Frequency Detector (PFD) Output or Digital filtered lock detect

20pin QFN ( 0.5 mm pitch, $4 \mathrm{~mm} \times 4 \mathrm{~mm} \times 0.75 \mathrm{~mm}$ )
$-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

## AKM

- Table of Contents -

1. Overview ..... 1
2. Features ..... 1
3. Block Diagram ..... 3
4. Pin Functional Description and Assignments ..... 4
5. Absolute Maximum Ratings ..... 6
6. Recommended Operating Range ..... 6
7. Electrical Characteristics ..... 7
8. Block Functional Descriptions ..... 11
9. Register Map ..... 19
10. Function Description - Registers ..... 21
11. IC Interface Schematic ..... 31
12. Recommended Connection Schematic of Off-Chip Component ..... 33
13. Block Power-Up Timing Chart (Recommended Flow) ..... 36
14. Frequency Change Timing Chart (Recommended Flow) ..... 38
15. Typical Evaluation Board Schematic ..... 39
16. Outer Dimensions ..... 40
17. Marking ..... 41

In this specification, the following notations are used for specific signal and register names.
[Name] : Pin name
<Name> : Register group name (Address name)
\{Name\} : Register bit name

## AKM

## 3. Block Diagram



AKM

## 4. Pin Functional Description and Assignments

## 1. Pin Functions

| No. | Name | 1/0 | Pin Functions | Power down (Note 1) | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | CPVSS | G | Charge pump ground |  |  |
| 2 | TEST1 | DI | Test pin 1 |  | Internal pull-down, Schmidt trigger input |
| 3 | AVSS | G | Analog ground |  |  |
| 4 | RFINN | AI | Complementary input to the RF Prescaler |  |  |
| 5 | RFINP | AI | Input to the RF Prescaler |  |  |
| 6 | AVDD | P | Power supply for analog blocks |  |  |
| 7 | VREF1 | AO | Connect reference voltage capacitor for LDO | "Low" |  |
| 8 | REFIN | AI | Reference signal input |  |  |
| 9 | PVSS | G | Peripherals ground |  |  |
| 10 | TEST2 | DI | Test pin 2 |  | Internal pull-down, Schmidt trigger input |
| 11 | PDN | DI | Power down |  |  |
| 12 | CLK | DI | Serial clock input |  | Schmidt trigger input |
| 13 | DATA | DI | Serial data input |  | Schmidt trigger input |
| 14 | LE | DI | Load enable input |  | Schmidt trigger input |
| 15 | LD | DO | Lock detect output | "Low" |  |
| 16 | PVDD | P | Power supply for peripherals |  |  |
| 17 | VREF2 | AO | Connect reference voltage capacitor | "Low" |  |
| 18 | CPVDD | P | Power supply for charge pump |  |  |
| 19 | BIAS | AIO | Resistance pin for setting charge pump current |  |  |
| 20 | CP | AO | Charge pump output | "Hi-Z" |  |

Note 1) "Power Down" means the state of [PDN]="Low" after power on.
Note 2) The exposed pad at the center of the backside should be connected to ground.

The following table shows the meaning of abbreviations used in the "I/O" column.

| AI: Analog input pin | AO: Analog output pin | AIO: Analog I/O pin | DI: Digital input pin |
| :--- | :--- | :--- | :--- |
| DO: Digital output pin | P: Power supply pin | G: Ground pin |  |
|  |  |  |  |

## AKM

## 2. Pin Assignments



20pin QFN ( 0.5 mm pitch, $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ )

## AKM

## 5. Absolute Maximum Ratings

| Parameter | Symbol | Min. | Max. | Unit | Remarks |
| :--- | :--- | :---: | :---: | :---: | :--- |
| Supply Voltage | VDD1 | -0.3 | 3.6 | V | [AVDD], [PVDD] (Note 1) |
|  | VDD2 | -0.3 | 6.5 | V | [CPVDD] (Note 1) |
| Ground Level | VSS1 | 0 | 0 | V | [AVSS], [PVSS] |
|  | VSS2 | 0 | 0 | V | [CPVSS] |
| Analog Input Voltage | VAIN | VSS1-0.3 | VDD1+0.3 | V | [RFINN], [RFINP], [REFIN] (Notes 1 \& 2) |
| Digital Input Voltage | VDIN | VSS1-0.3 | VDD1+0.3 | V | [CLK], [DATA], [LE], [PDN], [TEST1], <br> [TEST2] (Notes 1 \& 2) |
|  | IIN | -10 | 10 | mA |  |
| Storage Temperature | Tstg | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |  |

Note 1) $0 V$ reference for all voltages.
Note 2) Maximum must not be over 3.6 V .

Exceeding these maximum ratings may result in damage to the AK1548. Normal operation is not guaranteed at these extremes.

## 6. Recommended Operating Range

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Remarks |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| Operating Temperature | Ta | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |  |
| Supply Voltage | VDD1 | 2.7 | 3.0 | 3.3 | V | Applied to the [AVDD],[PVDD] pins |
|  | VDD2 | VDD1 | 5.0 | 5.5 | V | Applied to the [CPVDD] pin |

Note 1) VDD1 and VDD2 can be driven individually within the Recommended Operating Range.
Note 2) All specifications are applicable within the Recommended Operating Range (Operating Temperature / Supply Voltage) .

## AKM

## 7. Electrical Characteristics

1. Digital DC Characteristics

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit | Remarks |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| High level input voltage | Vih |  | $0.8 \times$ VDD1 |  |  | V | Note 1) |
| Low level input voltage | Vil |  |  |  | $0.2 \times$ VDD1 | V | Note 1) |
| High level input current 1 | lih1 | Vih = VDD1=3.3V | -1 |  | 1 | $\mu \mathrm{~A}$ | Note 2) |
| High level input current 2 | lih2 | Vih = VDD1=3.3V | 17 | 33 | 66 | $\mu \mathrm{~A}$ | Note 3) |
| Low level input current | lil | Vil = 0V, VDD1=3.3V | -1 |  | 1 | $\mu \mathrm{~A}$ | Note 1) |
| High level output voltage | Voh | loh $=-500 \mu \mathrm{~A}$ | VDD1-0.4 |  |  | V | Note 4) |
| Low level output voltage | Vol | lol $=500 \mu \mathrm{~A}$ |  |  | 0.4 | V | Note 4) |

Note 1) Applied to the [ CLK ], [ DATA ], [ LE ], [ PDN ], [ TEST1 ] and [ TEST2 ] pins.
Note 2) Applied to the [ CLK ], [ DATA ], [ LE] and [ PDN ] pins.
Note 3) Applied to the [ TEST1 ] and [ TEST2 ] pins.
Note 4) Applied to the [ LD ] pin.

## AKM

## 2. Serial Interface Timing

<Write-In Timing>


Serial Interface Timing Chart

Serial Interface Timing

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Remarks |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Clock L level hold time | Tcl | 25 |  |  | ns |  |
| Clock H level hold time | Tch | 25 |  |  | ns |  |
| Clock setup time | Tcsu | 10 |  |  | ns |  |
| Data setup time | Tsu | 10 |  |  | ns |  |
| Data hold time | Thd | 10 |  |  | ns |  |
| LE setup time | Tlesu | 10 |  |  | ns |  |
| LE pulse width | Tle | 25 |  |  | ns |  |

## AKM

## 3. Analog Circuit Characteristics

The resistance of $27 \mathrm{k} \Omega$ is connected to the $[B I A S]$ pin.
$\mathrm{VDD} 1=2.7 \mathrm{~V}$ to 3.3 V , VDD2 $=\mathrm{VDD} 1$ to $5.5 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{Ta} \leq 85^{\circ} \mathrm{C}$, unless otherwise specified.

| Parameter | Min. | Typ. | Max. | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RF Characteristics |  |  |  |  |  |
| Input Sensitivity | -5 |  | 5 | dBm |  |
| Input Frequency | 1000 |  | 8000 | MHz |  |
| REFIN Characteristics |  |  |  |  |  |
| Input Sensitivity | 0.4 |  | VDD1 | Vpp | REFIN $\leq 200 \mathrm{MHz}$ |
|  | 0.4 |  | 2 | Vpp | REFIN>200MHz |
| Input Frequency | 10 |  | 300 | MHz |  |
| Maximum Allowable Prescaler Output Frequency |  |  | 300 | MHz |  |
| Phase Detector |  |  |  |  |  |
| Phase Detector Frequency |  |  | 104 | MHz |  |
| Charge Pump |  |  |  |  |  |
| Charge Pump Maximum Value |  | 5200 |  | $\mu \mathrm{A}$ |  |
| Charge Pump Minimum Value |  | 650 |  | $\mu \mathrm{A}$ |  |
| Icp TRI-STATE Leak Current |  | 1 |  | nA | $0.7 \leq \mathrm{Vcpo} \leq \mathrm{VDD} 2-0.7, \mathrm{Ta}=25^{\circ} \mathrm{C}$ Vcpo : CP terminal voltage |
| Mismatch between Source and Sink Currents (Note 1) |  |  | 10 | \% | Vcpo=VDD2/2, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |
| Icp vs. Vcpo (Note 2) |  |  | 15 | \% | $0.5 \leq$ Vcpo ${ }^{\text {VVDD }} 2-0.5, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |
| Regulator |  |  |  |  |  |
| VREF1 Rise Time |  |  | 10 | ms | Connect 470nF Capacitance at VREF2 Pin |
| VREF2 Rise Time |  |  | 10 | ms | Connect 470nF Capacitance at VREF2 Pin |
| Current Consumption |  |  |  |  |  |
| IDD1 |  |  | 10 | $\mu \mathrm{A}$ | [PDN]="0" |
| IDD2 |  | 16 | 26 | mA | [PDN]="1", \{PD $=0$, IDD for VDD1 |
| IDD3 (Note 4) |  | 0.8 | 1.6 | mA | [PDN]="1", \{PD $=0$, IDD for VDD2 |
| IDD4 |  | 0.55 | 0.9 | mA | [PDN]="1", \{PD\}=1, IDD for VDD1 |

Note 1) Mismatch between Source and Sink Currents : [(|lsink|-|lsource|)/\{(|lsink|+|lsource|)/2\}] 100 [\%]
Note 2) See "Charge Pump Characteristics - Voltage vs. Current". Vcpo is the output voltage at [CP].
Icp vs. Vcpo : [\{1/2×(||1|-||2|)\}/\{1/2×(||1|+||2|)\}]×100 [\%]

## AKM

Note 3) When [PDN] is "1", the total power supply current of the AK1548 is "IDD2+IDD3+ Charge pump current". Note 4) The current depending on Phase Detector Frequency isn't included. IDD3 is the stationary current that charge pump circuit consumes.

Resistance Connected to the BIAS Pin for Setting Charge Pump Output Current

| Parameter | Min. | Typ. | Max. | Unit | Remarks |
| :--- | :---: | :---: | :---: | :---: | :---: |
| BIAS resistance | 22 | 27 | 33 | $\mathrm{k} \Omega$ |  |



Charge Pump Characteristics - Voltage (Vcpo) vs. Current (Icp)

## AKM

## 8. Block Functional Descriptions

## 1. Frequency Setup

The following formula is used to calculate the frequency setting for the AK1548.
Frequency setting (external VCO output frequency) $=$ F PFD $\times \mathrm{N}$

Where :

| $N$ | : Dividing number $N=[(P \times B)+A]$ |
| :--- | :--- |
| $F_{\text {PFD }}$ | : Phase detector frequency $F_{P F D}=[R E F I N]$ pin input frequency $/ R$ counter dividing number |
| P | : Prescaler Value (See <Address2>:\{Pre[1:0]\}) |
| B | : B (Programmable) counter value (See <Address1>:\{B[12:0]\}) |
| A | : A (Swallow) counter value (See <Address1>:\{A[5:0]\}) |

## Calculation example

The output frequency of external reference frequency oscillator is 10 MHz , and $\mathrm{F}_{\text {PFD }}$ is 1 MHz and VCO frequency is 7400 MHz .

AK1548 setting :
$R$ (Reference counter)=10000000/1000000=10 (<Address0>:\{R[13:0]\}="10")
$\mathrm{P}=32$ (<Address2>:\{PRE[1:0]\}="10Bin")
$B=231$ (<Address1>:\{B[12:0]\}="231")
A=8 (<Address1>:\{A[5:0]\}=" 8 ")
Frequency setting $=1 \mathrm{M} \times[(32 \times 231)+8]=7400 \mathrm{MHz}$

## Lower limit for setting consecutive dividing numbers

In the AK1548, it is not possible to set consecutive dividing numbers below the lower limit.
(The lower limit is determined by a dividing number set for the prescaler.)
The following table shows an example where consecutive dividing numbers below the lower limit cannot be set. The consecutive dividing numbers can be set when $\mathrm{B} \geq \mathrm{P}-1$.

## AKM

## $\mathrm{P}=8$ (Dual modulus prescaler 8/9)

| P | B[12:0] | A[5:0] | $\mathrm{N}[(\mathrm{P} \times \mathrm{B})+\mathrm{A}]$ | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 8 | 6 | 6 | 54 | 55 cannot be set as an N divider. |
| 8 | 7 | 0 | 56 | This is the lower limit. <br> 56 or over can consecutively be set as an N divider. |
| 8 | 7 | 1 | 57 |  |
| - | - | - | - |  |
| 8 | 100 | 9 | 809 |  |
| - | - | - | - |  |
| 8 | 8191 | 62 | 65590 |  |
| 8 | 8191 | 63 | 65591 |  |

$\mathrm{P}=16$ (Dual modulus prescaler 16/17)

| P | B[12:0] | A[5:0] | $N[(P \times B)+A]$ | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 16 | 14 | 14 | 238 | 239 cannot be set as an N divider. |
| 16 | 15 | 0 | 240 | This is the lower limit. <br> 240 or over can consecutively be set as an N divider. |
| 16 | 15 | 1 | 241 |  |
| - | - | - | - |  |
| 16 | 4099 | 7 | 65591 |  |
| - | - | - | - |  |
| 16 | 8191 | 62 | 131118 |  |
| 16 | 8191 | 63 | 131119 |  |

$\mathrm{P}=32$ (Dual modulus prescaler 32/33)

| P | B[12:0] | A[5:0] | $\mathrm{N}[(\mathrm{P} \times \mathrm{B})+\mathrm{A}]$ | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 32 | 30 | 30 | 990 | 991 cannot be set as an N divider. |
| 32 | 31 | 0 | 992 | This is the lower limit. 992 or over can consecutively be set as an N divider. |
| 32 | 31 | 1 | 993 |  |
| - | - | - | - |  |
| 32 | 4097 | 15 | 131119 |  |
| - | - | - | - |  |
| 32 | 8191 | 62 | 262174 |  |
| 32 | 8191 | 63 | 262175 |  |

$\mathrm{P}=64$ (Dual modulus prescaler 64/65)

| P | B [12:0] | A[5:0] | $N[(P \times B)+A]$ | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 64 | 62 | 62 | 4030 | 4031 cannot be set as an N divider. |
| 64 | 63 | 0 | 4032 | This is the lower limit. <br> 4032 or over can consecutively be set as an N divider. |
| 64 | 63 | 1 | 4033 |  |
| - | - | - | - |  |
| 64 | 4096 | 31 | 262175 |  |
| - | - | - | - |  |
| 64 | 8191 | 62 | 524286 |  |
| 64 | 8191 | 63 | 524287 |  |

## AKM

## 2. Charge Pump, Loop Filter

The current setting of charge pump and loop filter can switch with the built-in timer for Fast Lock.


Loop Filter Schematic

The charge pump current for normal operation (CP1) is determined by the setting in \{CP1[2:0]\}, which is a 3-bit address of $\{\mathrm{D}[15: 13]\}$ in <Address2> and a value of the resistance connected to the [BIAS] pin. The charge pump current for the Fast Lock Up mode operation (CP2) is determined by the setting in \{CP2[2:0]\}, which is a 3-bit address of $\mathrm{D}[18: 16]$ in <Address2> and a value of the resistance connected to the [BIAS] pin.

The following formula shows the relationship among the resistance value, the register setting and the electric current value.
charge pump minimum current $\left(\mathrm{Icp} \_\min \right)[\mathrm{A}]=17.46 /$ Resistance connected to the BIAS pin $[\Omega]$
charge pump current $(\mathrm{Icp})[A]=\mathrm{Icp} \_\min [A] \times(\{C P 1\}$ or $\{C P 2\}$ setting +1$)$

The allowed value range for the resistance connected to the [BIAS] pin is from 22 to $33 \mathrm{k} \Omega$ for both normal and Fast Lock Up mode operations.

## AKM

## 3. Fast Lock Up Mode

Setting \{FAST[1:0]\} in <Address2> to "11Bin" and \{CPGAIN\} in <Address1> to "1" enables the Fast Lock Up mode for the AK1548.

The Fast Lock Up mode is enabled only during the time period set by the timer according to the counter value in $\{T I M E R[3: 0]\}$ in <Address2>. The charge pump current is set to the value specified by \{CP2\}. When the specified time period elapses, the Fast Lock Up mode operation is switched to the normal operation, and \{CPGAIN\} in <Address1> is reset to " 0 ".
$\{T I M E R[3: 0]\}$ in <Address2> is used to set the time period for this mode. The following formula is used to calculate the time period :

> Switchover time $=1 /$ FPFD $\times$ Counter Value
> Counter Value $=3+(\operatorname{Timer}[3: 0]$ setting $\times 4)$


## Fast Lock Up Mode Timing Chart

## AKM

## 4. Lock Detect

Lock detect output can be selected by \{LD[2:0]\} in <Address2>. When $\{L D\}$ is set to "101Bin", the phase detector outputs an unmanipulated phase detection (comparison) result. (This is called "analog lock detect".) When $\{L D\}$ is set to "001Bin", the lock detect signal is output according to the on-chip logic. (This is called "digital lock detect".)

The lock detect can be done as following:
The [LD] pin is in unlocked state (which outputs "LOW") when a frequency setup is made. In the digital lock detect, the [LD] pin outputs "HIGH" (which means the locked state) when a phase error smaller than a cycle of [REFIN] clock ( T ) is detected for N times consecutively. When a phase error larger than T is detected for N times consecutively while the [LD] pin outputs "HIGH", then the [LD] pin outputs "LOW" (which means the unlocked state). The counter value N can be set by $\{\mathrm{LDP}\}$ in <Address0>. The N is different between "unlocked to locked" and "locked to unlocked".

| \{LDP\} | unlocked to locked | locked to unlocked |
| :---: | :---: | :---: |
| 0 | $\mathrm{~N}=15$ | $\mathrm{~N}=3$ |
| 1 | $\mathrm{~N}=31$ | $\mathrm{~N}=7$ |

The lock detect signal is shown below:


Case of " $\mathrm{R}=1$ "


Case of " $\mathrm{R}>1$ "
Digital Lock Detect Operations


Unlock to Lock Operation Flow


Lock to Unlock Operation Flow

## AKM

## 5. Reference counter

The reference input can be set with a dividing number in the range of 1 to 16383 using $\{R$ [13:0]\}, which is an 14-bit address of $\{\mathrm{D}[13: 0]\}$ in <Address0>. 0 cannot be set as a dividing number.

## 6. Prescaler

The dual modulus prescaler ( $\mathrm{P} / \mathrm{P}+1$ ) and the swallow counter are used to provide a large dividing ratio. The prescaler is set by $\{\operatorname{PRE}[1: 0]\}$, which is a 2-bit latch of $\{\mathrm{D}[21: 20]\}$ in <Address2>.
\{PRE[1:0]\}="00Bin", P=8, Dual modulus prescaler 8/9
\{PRE[1:0]\}="01Bin", P=16, Dual modulus prescaler 16/17
\{PRE[1:0]\}="10Bin", P=32, Dual modulus prescaler 32/33
\{PRE[1:0]\}="11Bin", P=64, Dual modulus prescaler 64/65

The maximum prescaler output frequency is 300 MHz . P should be set as " $R F$ Input Frequency $/ \mathrm{P} \leq 300 \mathrm{MHz}$ ".

## 7. Power-down and Power-save mode

It is possible to operate in the power-down or power-save mode if necessary by using the external control pin.

## Power On

Follow the power-up sequence.
Normal Operation

| [PDN] | <Address2> |  | Function |
| :---: | :---: | :---: | :--- |
|  | $\{P D 2\}$ | $\{P D 1\}$ |  |
| "Low" | X | X | Power Down |
| "High" | X | 0 | Normal Operation |
| "High" | 0 | 1 | VBG \& LDO : Power UP <br> Synthesizer Circuits : Asynchronous Power Down |
| "High" | 1 | 1 | VBG \& LDO : Power UP <br> Synthesizer Circuits : Synchronous Power Down |

## AKM

## 9. Register Map

| Name | Data | Address |  |
| :---: | :---: | :---: | :---: |
| R Counter |  | 0 | 0 |
| N Counter (A and B) | D21 - D0 | 0 | 1 |
| Function |  | 1 | 0 |
| Initialization |  | 1 | 1 |


| Name | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Addr |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|c\|} \mathbf{R} \\ \text { Count } \end{array}$ | 0 | 0 | 0 | LDP | 0 | 0 | Low <br> Noise | 0 | $\begin{gathered} R \\ {[13]} \end{gathered}$ | $\begin{gathered} R \\ {[12]} \end{gathered}$ | $\begin{gathered} R \\ {[11]} \end{gathered}$ | $\begin{gathered} R \\ {[10]} \end{gathered}$ | $\begin{gathered} \mathrm{R} \\ {[9]} \end{gathered}$ | $\begin{gathered} \mathrm{R} \\ {[8]} \end{gathered}$ | $\begin{gathered} \mathrm{R} \\ {[7]} \end{gathered}$ | $\begin{gathered} \mathrm{R} \\ {[6]} \end{gathered}$ | $\begin{gathered} R \\ {[5]} \end{gathered}$ | $\begin{gathered} R \\ \mathrm{R} \\ {[4]} \end{gathered}$ | $\begin{gathered} \mathrm{R} \\ {[3]} \end{gathered}$ | $\begin{gathered} R \\ {[2]} \end{gathered}$ | $\begin{gathered} \mathrm{R} \\ {[1]} \end{gathered}$ | $\begin{gathered} \mathrm{R} \\ {[0]} \end{gathered}$ | 0x0 |
| $\left\lvert\, \begin{gathered} \mathrm{N} \\ \text { Count } \end{gathered}\right.$ | 0 | 0 | $\begin{gathered} \text { CP } \\ \text { GAIN } \end{gathered}$ | $\begin{gathered} \mathrm{B} \\ {[12]} \end{gathered}$ | $\begin{gathered} \text { B } \\ {[11]} \end{gathered}$ | $\begin{gathered} \mathrm{B} \\ {[10]} \end{gathered}$ | $\begin{gathered} \text { B } \\ {[9]} \end{gathered}$ | $\begin{gathered} \mathrm{B} \\ {[8]} \end{gathered}$ | $\begin{aligned} & \text { B } \\ & {[7]} \end{aligned}$ | $\begin{gathered} \mathrm{B} \\ {[6]} \end{gathered}$ | $\begin{gathered} \mathrm{B} \\ {[5]} \end{gathered}$ | $\begin{gathered} \text { B } \\ {[4]} \end{gathered}$ | $\begin{gathered} \mathrm{B} \\ {[3]} \end{gathered}$ | $\begin{gathered} \mathrm{B} \\ {[2]} \end{gathered}$ | $\begin{gathered} \text { B } \\ {[1]} \end{gathered}$ | $\begin{gathered} \text { B } \\ {[0]} \end{gathered}$ | $\begin{gathered} \text { A } \\ {[5]} \end{gathered}$ | $\begin{gathered} \mathrm{A} \\ {[4]} \end{gathered}$ | $\begin{gathered} \mathrm{A} \\ {[3]} \end{gathered}$ | $\begin{gathered} \mathrm{A} \\ {[2]} \end{gathered}$ | $\begin{gathered} \text { A } \\ {[1]} \end{gathered}$ | $\begin{gathered} \text { A } \\ {[0]} \end{gathered}$ | 0x1 |
| Func. | PRE $[1]$ | $\begin{gathered} \text { PRE } \\ {[0]} \end{gathered}$ | PD2 | $\begin{gathered} \text { CP2 } \\ {[2]} \end{gathered}$ | $\begin{gathered} \text { CP2 } \\ {[1]} \end{gathered}$ | $\begin{aligned} & \text { CP2 } \\ & {[0]} \end{aligned}$ | CP1 [2] | $\begin{gathered} \text { CP1 } \\ {[1]} \end{gathered}$ | $\begin{gathered} \text { CP1 } \\ {[0]} \end{gathered}$ | $\begin{gathered} \text { TIME } \\ \mathrm{R} \\ {[3]} \end{gathered}$ | $\begin{gathered} \text { TIME } \\ \mathrm{R} \\ {[2]} \end{gathered}$ | $\begin{gathered} \text { TIME } \\ R \\ \text { [1] } \end{gathered}$ | $\begin{gathered} \text { TIME } \\ R \\ {[0]} \end{gathered}$ | $\begin{array}{\|c} \text { FAST } \\ {[1]} \end{array}$ | $\begin{gathered} \text { FAST } \\ {[0]} \end{gathered}$ | $\begin{aligned} & \mathrm{CP} \\ & \mathrm{HiZ} \end{aligned}$ | $\begin{gathered} \text { CP } \\ \text { POLA } \end{gathered}$ | $\begin{aligned} & \text { LD } \\ & {[2]} \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & {[1]} \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & {[0]} \end{aligned}$ | PD1 | $\begin{array}{\|l\|} \hline \text { CNTR } \\ \text { RST } \end{array}$ | 0x2 |
| Initial. | $\begin{gathered} \text { PRE } \\ {[1]} \end{gathered}$ | $\begin{aligned} & \text { PRE } \\ & {[0]} \end{aligned}$ | PD2 | $\begin{gathered} \mathrm{CP2} 2 \\ {[2]} \end{gathered}$ | $\begin{gathered} \text { CP2 } \\ {[1]} \end{gathered}$ | $\begin{aligned} & \text { CP2 } \\ & {\left[\begin{array}{c} \end{array}\right.} \end{aligned}$ | CP1 [2] | $\begin{gathered} \text { CP1 } \\ {[1]} \end{gathered}$ | $\begin{gathered} \text { CP1 } \\ {[0]} \end{gathered}$ | $\begin{gathered} \text { TIME } \\ R \\ {[3]} \end{gathered}$ | $\begin{gathered} \text { TIME } \\ R \\ {[2]} \end{gathered}$ | $\begin{gathered} \text { TIME } \\ \mathrm{R} \\ {[1]} \end{gathered}$ | $\begin{gathered} \text { TIME } \\ R \\ {[0]} \end{gathered}$ | $\begin{gathered} \text { FAST } \\ {[1]} \end{gathered}$ | $\begin{gathered} \text { FAST } \\ {[0]} \end{gathered}$ | $\begin{aligned} & \mathrm{CP} \\ & \mathrm{Hiz} \end{aligned}$ | $\begin{gathered} \text { CP } \\ \text { POLA } \end{gathered}$ | $\begin{aligned} & \text { LD } \\ & \text { [2] } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & {[1]} \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & {[0]} \end{aligned}$ | PD1 | $\begin{array}{\|l\|} \hline \text { CNTR } \\ \text { RST } \end{array}$ | 0x3 |

AKM

## Notes for writing into registers

After powers on AK1548, the initial register value is not defined. It is required to write the data in all addresses in order to commit it.

## [Examples of writing into registers]

(Ex. 1) Power-On

- Bring [PDN] to "0 (Low)"
- Apply VDD
- Program Address0, Address1 and Address2
- Bring [PDN] to "1 (High)"
- Program \{PD1\} in Address 2 to "0"
(Ex. 2) Changing frequency settings : Initialization
- Program Address3
- Program Address1
(Ex. 3) Changing frequency settings : Counter reset
- Program Address2. As part of this, load "1" to both \{PD1\} and \{CNTR_RST\}.
- Program Address1
- Program Address2. As part of this, load " 0 " to both $\{P D 1\}$ and \{CNTR_RST\}.
(Ex. 4) Changing frequency settings: PDN pin method
- Bring [PDN] to "0 (Low)"
- Program Address1
- Bring [PDN] to "1 (High)"


## AKM

## 10. Function Description - Registers

<Address0: R Counter>

| $\mathrm{D}[21: 19]$ | D 18 | $\mathrm{D}[17: 14]$ | $\mathrm{D}[13: 0]$ | Address |
| :---: | :---: | :---: | :---: | :---: |
| 0 | LDP | 0 | $\mathrm{R}[13: 0]$ | 00 |

$D[21: 19], D[17: 14]$ : These bits are set to the following for normal operation

| D21 | D20 | D19 |  | D17 | D16 | D15 | D14 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 |  | 0 | 0 | 0 | 0 |

## LDP : Lock Detect Precision

The counter value for digital lock detect can be set.

| D18 | Function | Remarks |
| :---: | :---: | :--- |
| 0 | 15 times Count | unlocked to locked |
|  | 3 times Count | locked to unlocked |
| 1 | 31 times Count | unlocked to locked |
|  | 7 times Count | locked to unlocked |

## AKM

## R[13:0] : Reference clock division number

The following settings can be selected for the reference clock division.
The allowed range is 1 ( $1 / 1$ division) to 16383 ( $1 / 16383$ division). 0 cannot be set.
The maximum frequency for $\mathrm{F}_{\text {PFD }}$ is 104 MHz .

| D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Function | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Prohibited |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $1 / 1$ division |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | $1 / 2$ division |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | $1 / 3$ division |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | $1 / 4$ division |  |

## AKM

## <Address1: N Counter >

| $\mathrm{D}[21: 20]$ | D 19 | $\mathrm{D}[18: 6]$ | $\mathrm{D}[5: 0]$ | Address |
| :---: | :---: | :---: | :---: | :---: |
| 0 | CPGAIN | $\mathrm{B}[12: 0]$ | $\mathrm{A}[5: 0]$ | 01 |

D21, D20 : These bits are set to the following for normal operation

| D21 | D20 |
| :---: | :---: |
| 0 | 0 |

CPGAIN : Sets the charge pump current
When \{FAST[1:0]\} is NOT "11Bin" :

| D19 | Function | Remarks |
| :---: | :---: | :---: |
| 0 | CP1 is enabled |  |
| 1 | CP2 is enabled |  |

When \{FAST[1:0]\} is "11Bin" :

| D19 | Function | Remarks |
| :---: | :---: | :---: |
| 0 | CP1 is enabled |  |
| 1 | CP2 is enabled, also <br> Timer is enabled |  |

B[12:0] : B (Programmable) counter value

| D18 | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | Function | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Prohibited |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 Dec | Prohibited |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2 Dec | Prohibited |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 3 Dec |  |
| DATA |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 8189 Dec |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 8190 Dec |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 8191 Dec |  |

## AKM

## A[5:0] : A (Swallow) counter value

| D5 | D4 | D3 | D2 | D1 | D0 | Function | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 Dec |  |
| 0 | 0 | 0 | 0 | 1 | 0 | 2 Dec |  |
| 0 | 0 | 0 | 0 | 1 | 1 | 3 Dec |  |
| DATA |  |  |  |  |  |  |  |
| 1 | 1 | 1 | 1 | 0 | 1 | 61 Dec |  |
| 1 | 1 | 1 | 1 | 1 | 0 | 62 Dec |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 63 Dec |  |

* Requirements for $\mathrm{A}[5: 0]$ and $\mathrm{B}[12: 0]$

The data at $\mathrm{A}[5: 0]$ and $\mathrm{B}[12: 0]$ must meet the following requirements:

$$
\mathrm{A}[5: 0] \geq 0, \mathrm{~B}[12: 0] \geq 3, \mathrm{~B}[12: 0] \geq \mathrm{A}[5: 0]
$$

See "Frequency Setup" in section "Block Functional Descriptions" for details of the relationship between a frequency division number N and the data at $\mathrm{A}[5: 0]$ and $\mathrm{B}[12: 0]$.

## AKM

## < Address2 : Function >

| $\mathrm{D}[21: 20]$ | D 19 | $\mathrm{D}[18: 16]$ | $\mathrm{D}[15: 13]$ | $\mathrm{D}[12: 9]$ | $\mathrm{D}[8: 7]$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PRE[1:0] | PD2 | $\mathrm{CP} 2[2: 0]$ | $\mathrm{CP} 1[2: 0]$ | TIMER[3:0] | FAST[1:0] |


| D6 | D5 | D[4:2] | D1 | D0 | Address |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CPHIZ | CPPOLA | LD[2:0] | PD1 | CNTR_RST | 02 |

## $\operatorname{PRE}[1: 0]$ : Selects a dividing ratio for the prescaler

The prescaler value should be chosen so that the prescaler output frequency is always less than or equal to 300 MHz .

| D21 | D20 | Function | Remarks |
| :---: | :---: | :---: | :---: |
| 0 | 0 | $\mathrm{P}=8$, Dual modulus prescaler 8/9 |  |
| 0 | 1 | $\mathrm{P}=16$, Dual modulus prescaler 16/17 |  |
| 1 | 0 | $\mathrm{P}=32$, Dual modulus prescaler 32/33 |  |
| 1 | 1 | $\mathrm{P}=64$, Dual modulus prescaler 64/65 |  |

PD2, PD1 : Power Down Select

| [PDN] | <Address2> |  | Function |  |
| :---: | :---: | :---: | :--- | :---: |
|  | \{PD2\} | \{PD1\} |  |  |
| "Low" | X | X | Power Down |  |
| "High" | X | 0 | Normal Operation |  |
| "High" | 0 | 1 | VBG \& LDO : Power UP <br> Synthesizer Circuits : Asynchronous Power Down |  |
| "High" | 1 | 1 | VBG \& LDO : Power UP <br> Synthesizer Circuits : Synchronous Power Down |  |

\{PD2\}=1 and \{PD1\}=1: Synthesizer circuits powers down at the timing when the Phase detector frequency signal reverses.
$\{P D 2\}=0$ and $\{P D 1\}=1$ : Synthesizer circuits goes into Power Down during the rise up of LE signal that latches 1 into \{PD1\}.

## AKM

## CP2[2:0] : Charge pump current setting 2

## CP1[2:0] : Charge pump current setting 1

AK1548 provides two setting for charge pump current. They can be set by \{CP1\} and \{CP2\}.

The following formula shows the relationship among the resistance value, the register setting and the electric current that is used for LPF band calculation (tran_Icp).

$$
\text { tran_Icp }[\mathrm{A}]=\mathrm{Icp} \_ \text {min }[\mathrm{A}] \times(\{\mathrm{CP} 1\} \text { or }\{\mathrm{CP} 2\} \text { setting }+1)
$$

Charge pump minimum current (Icp_min)[A]

$$
=(0.85 \times 1.164 \times 15) / \text { Resistance connected to the BIAS pin [ohm] }
$$

The following table shows the typical tran_Icp for each status.

| tran_Icp (typical) |  |  |  |  |  | [Unit: $\mu \mathrm{A}]$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D18 | D17 | D16 | Bias Resistance |  |  | Remarks |
| D15 | D14 | D13 | $\mathbf{3 3} \mathbf{k} \boldsymbol{\Omega}$ | $\mathbf{2 7} \mathbf{k} \boldsymbol{\Omega}$ | $\mathbf{2 2} \mathbf{k} \boldsymbol{\Omega}$ |  |
| 0 | 0 | 0 | 450 | 550 | 675 |  |
| 0 | 0 | 1 | 900 | 1100 | 1350 |  |
| 0 | 1 | 0 | 1350 | 1650 | 2025 |  |
| 0 | 1 | 1 | 1800 | 2200 | 2700 |  |
| 1 | 0 | 0 | 2250 | 2750 | 3375 |  |
| 1 | 0 | 1 | 2700 | 3300 | 4050 |  |
| 1 | 1 | 0 | 3150 | 3850 | 4725 |  |
| 1 | 1 | 1 | 3600 | 4400 | 5400 |  |

The following formula shows the relationship among the resistance value, the register setting and the electric current that can be measured (Icp).

$$
\begin{aligned}
& \text { Icp }[A]=I c p \_\min [A] \times(\{C P 1\} \text { or }\{C P 2\} \text { setting }+1) \\
& \text { Charge pump minimum current }(\mathrm{Icp} \text { min })[\mathrm{A}] \\
& \\
& \qquad=(1.164 \times 15) / \text { Resistance connected to the BIAS pin [ohm] }
\end{aligned}
$$

The following table shows the typical tran_Icp for each status.

Icp (typical)
[Unit : $\mu \mathrm{A}$ ]

| $\mathbf{D} 18$ | $\mathbf{D 1 7}$ | $\mathbf{D 1 6}$ | Bias Resistance |  |  | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $\mathbf{D 1 5}$ | $\mathbf{D 1 4}$ | $\mathbf{D 1 3}$ | $\mathbf{3 3} \mathbf{k} \boldsymbol{\Omega}$ | $\mathbf{2 7} \mathbf{k} \boldsymbol{\Omega}$ | $\mathbf{2 2} \mathbf{k} \boldsymbol{\Omega}$ |  |
| 0 | 0 | 0 | 529 | 647 | 794 |  |
| 0 | 0 | 1 | 1058 | 1293 | 1587 |  |
| 0 | 1 | 0 | 1587 | 1940 | 2381 |  |
| 0 | 1 | 1 | 2116 | 2587 | 3175 |  |
| 1 | 0 | 0 | 2645 | 3233 | 3968 |  |
| 1 | 0 | 1 | 3175 | 3880 | 4762 |  |
| 1 | 1 | 0 | 3704 | 4527 | 5555 |  |
| 1 | 1 | 1 | 4233 | 5173 | 6349 |  |

## AKM

## TIMER[3:0] : Sets the switchover time for CP2-to-CP1

This is enabled when \{FAST[1:0]\} is "11Bin" and \{[CPGAIN\}="1".
The charge pump current is set into value \{CP2[2:0]\} designate during switchover time. It goes to be \{CP1[2:0]\} setting value after the time out.
The following formula shows the relationship between the switchover time and the counter value.

Switchover time $=1 /$ F PFD $\times$ Counter Value
Counter Value $=3+$ Timer[3:0] $\times 4$

The following table shows the relationship between counter value and \{TIMER[3:0]\}.

| D12 | D11 | D10 | D9 | Function | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 3 Counts |  |
| 0 | 0 | 0 | 1 | 7 Counts |  |
| 0 | 0 | 1 | 0 | 11 Counts |  |
| 0 | 0 | 1 | 1 | 15 Counts |  |
| 0 | 1 | 0 | 0 | 19 Counts |  |
| 0 | 1 | 0 | 1 | 23 Counts |  |
| 0 | 1 | 1 | 0 | 27 Counts |  |
| 0 | 1 | 1 | 1 | 31 Counts |  |
| 1 | 0 | 0 | 0 | 35 Counts |  |
| 1 | 0 | 0 | 1 | 39 Counts |  |
| 1 | 0 | 1 | 0 | 43 Counts |  |
| 1 | 0 | 1 | 1 | 47 Counts |  |
| 1 | 1 | 0 | 0 | 51 Counts |  |
| 1 | 1 | 0 | 1 | 55 Counts |  |
| 1 | 1 | 1 | 0 | 59 Counts |  |
| 1 | 1 | 1 | 1 | 63 Counts |  |

## AKM

FAST[1:0] : Enables or disables the Fast Lock mode
When \{FAST[1:0]\} is "11Bin", \{CPGAIN\} of function latch is the Fast Lock mode bit. When Fast Lock is enabled, charge pump current is set to the value of $\{C P 2\}$ setting during the switchover time under the control of the timer counter. After the timeout, \{CPGAIN\} is reset into " 0 " and charge pump current goes to be $\{C P 1\}$ setting value.

| D8 | D7 | \{CPGAIN \} | Function | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| X | 0 | 0 | \{CP1\} is enabled |  |
|  |  | 1 | \{CP2\} is enabled |  |
| 0 | 1 | 0 | \{CP1\} is enabled |  |
|  |  | 1 | \{CP2\} is enabled |  |
| 1 | 1 | 0 | \{CP1\} is enabled |  |
|  |  | 1 | $\{C P 2\}$ is enabled, and switchover operates. | \{CPGAIN\} is reset to " 0 " after timeout. |

CPHIZ : TRI-STATE output setting for charge pump

| D6 | Function | Remarks |
| :---: | :---: | :--- |
| 0 | Charge pumps are activated. | Use this setting for normal operation. |
| 1 | TRI-STATE | Note 1) |

Note 1) The charge pump output is turned OFF and put in the high-impedance (Hi-Z) state.

CPPOLA : Selects positive or negative output polarity for CP1 and CP2

| D5 | Function | Remarks |
| :---: | :---: | :---: |
| 0 | Negative |  |
| 1 | Positive |  |

## AKM



## LD : Selects output from [LD] pin

| D4 | D3 | D2 | Function | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | Digital lock detect |  |
| 1 | 0 | 1 | Analog lock detect |  |

CNTR_RST : Counter Reset

| D0 | Function | Remarks |
| :---: | :---: | :---: |
| 0 | Normal operation |  |
| 1 | $R$ and $N$ counters are reset. |  |

## < Address3 : Initialization >

This function is same as <Address2>.
When this register is accessed, the following occurs :

- Address2 is loaded.
- An internal pulse resets the $R$ counter, $N$ counter and $\{T I M E R\}$ settings to load-state conditions, and also charge pump to Tri-state.
- Writing Address1 activates the $R$ and $N$ counter, $\{T I M E R\}$ and charge pump. \{TIMER\} is enabled when $\{F A S T\}=" 11 B i n "$ and $\{C P G A I N\}=" 1$ ".

AKM

## 11. IC Interface Schematic

| No. | Pin name | I/O | Ro( $\Omega$ ) | $\operatorname{Cur}(\mu \mathrm{A})$ | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 11 | PDN | 1 | 300 |  | Digital input pin |
| 12 | CLK | 1 | 300 |  |  |
| 13 | DATA | 1 | 300 |  |  |
| 14 | LE | 1 | 300 |  |  |
|  |  |  |  |  |  |
| 2 | TEST1 | 1 | 300 |  | Digital input pin (Pull-Down) |
| 10 | TEST2 | 1 | 300 |  |  |
|  |  |  |  |  |  |
| 15 | LD | 0 |  |  | Digital output pin |
|  |  |  |  |  |  |
| 8 | REFIN | 1 | 300 |  | Analog input pin |
|  |  |  |  |  |  |
| 19 | BIAS | 10 | 300 |  | Analog input/output pin |
| 7 | VREF1 | 10 | 300 |  |  |
| 17 | VREF2 | 10 | 300 |  |  |
|  |  |  |  |  |  |

## AKM



1. Power Supply Pins

2. VREF1, VREF2


## AKM

3. TEST1, TEST2

4. REFIN

5. RFINP, RFINN

6. BIAS


## AKM

## 13. Block Power-Up Timing Chart (Recommended Flow)



Note) After powers on, the initial setting of registers is undefined. It is required to write in Address0, 1 and 2 to settle them. It is recommended that [PDN] pin is risen up after Address2 \{PD1\}=1 write in. It takes about 10 ms from PDN rise-up to LDO rise-up. The power-up by register (\{PD1\}=0 write in) should be done after LDO rise-up.

## AKM



Note) After powers on, the initial setting of registers is undefined. It is required to write in Address0, 1 and 2 to settle them. It takes about10ms from PDN rise-up to LDO rise-up. The power-up by register (\{PD1\}=0 write in) should be done after LDO rise-up.

## AKM

## 14. Frequency Change Timing Chart (Recommended Flow)

High


Frequency Change Sequence (\{PD1\} control)

High
VDD1,VDD2
High
PDN


Frequency Change Sequence (Initialization Register control)

Note) The data on Address3 is same as Address2, but \{PD1\} should be set "0". Writing in Address3 puts CP output to Hi-Z. The rise-up of LE signal at writing in Address1, which is subsequent frequency setting up sequence, is trigger for CP Output.

## AKM

Typical Evaluation Board Schematic


Note1) Although it is no problem that both of [TEST1] and [TEST2] are open, it is recommended that they should be connected to ground.
Note2) Although it is no problem that Exposed Pad at the center of the backside is open, it is recommended that it should be connected to ground.

## 15. Outer Dimensions



Note) The exposed pad at the center of the backside should be connected to ground.

## AKM

## 16. Marking

a. Style
b. Number of pins 20
c. A1 pin marking
d. Product number 1548
e. Date code

YWWL (4 digits)
Y : Lower 1 digit of calendar year
(Year 2012-> 2, 2013-> 3 ...)
WW : Week
L : Lot identification, given to each product lot which is made in a week
(A, B, C...)
$\rightarrow$ LOT ID is given in alphabetical order


## IMPORTANT NOTICE

- These products and their specifications are subject to change without notice.

When you consider any use or application of these products, please make inquiries the sales office of Asahi Kasei Microdevices Corporation (AKM) or authorized distributors as to current status of the products.

- Descriptions of external circuits, application circuits, software and other related information contained in this document are provided only to illustrate the operation and application examples of the semiconductor products. You are fully responsible for the incorporation of these external circuits, application circuits, software and other related information in the design of your equipments. AKM assumes no responsibility for any losses incurred by you or third parties arising from the use of these information herein. AKM assumes no liability for infringement of any patent, intellectual property, or other rights in the application or use of such information contained herein.
- Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials.
- AKM products are neither intended nor authorized for use as critical components ${ }_{\text {Note1 }}$ in any safety, life support, or other hazard related device or system ${ }_{\text {Note22 }}$, and AKM assumes no responsibility for such use, except for the use approved with the express written consent by Representative Director of AKM. As used here:

Note1) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability.
Note2) A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property.

- It is the responsibility of the buyer or distributor of AKM products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from any and all claims arising from the use of said product in the absence of such notification.

